

Subclass	Class
	,

## BEST AVAILABLE COPY

PATENT NUMBER

U.S. UTILITY Patent Application

PATENT DATE

APPISICATION NO. CONT/PRIOR CLASS SUBCLASS **ART UNIT EXAMINER** 257 326 09/883959 Hidemasa Zama Masayuki Koizumi Yukiko Ito Kimiyoshi Usami Semiconductor integrated circuit, logic operation circuit, and flip flop TIFE

	4.			**	ISSUING (	CLASSII	FICATIO	N		-4	
	1 12 1	ORIGINA	L	*	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		CROSS R	EFERENCE	E(S)		
,	CLA	ss	SUBCL	LAŜS	CLASS	SUB	CLASS (OI	NE SUBCL	ASS PER	BLOCK)	
	10.00		* ×	5, 1							11 P
IN	TERN.	ATIONAL	CLASSIFIC	CATION							1.
	3			1.5. 33-		9.,					
П	$\top \top$										
	7.										
				• .				Continued (	on Issue Slip	p Inside File Ja	acket

TERMINAL		DRAWINGS		CLAIMS ALLOWED			
☐ DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.		
				•			
The term of this patent				NOTICE OF ALLOWANCE MAILED			
subsequent to (date) has been disclaimed.	(Assistant I	Examiner)	(Date)				
The term of this patent shall	,		1.		**************************************		
not extend beyond the expiration date of U.S Patent. No	`			ISSUE FEE			
				Amount Due	Date Paid		
	(Primary E	xaminer)	(Date)				
		, f		ISSUE BATCH NUMBER			
The terminalmonths of this patent have been disclaimed.		,	(Date)				
WARNING: The information disclosed herein may be real	(Legal Instrume	· · · · · · · · · · · · · · · · · · ·		United States Code Title	35, Sections 122, 181 and 368.		

Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A (Rev. 6/99)